


lec 5  
25/10/2016


## combinational logic Circuit "Data Processing Circuits"

### \*Multiplexer




Time Division Multiplexing (TDM) is a method of multiplexing that uses AND gates as switches in a multiplexer to select between multiple data sources.

number of sources  $\rightarrow n$  output  $\rightarrow 1$



(input) Source  
4x1 Multiplexer  $\rightarrow$  AND gate (2 selection lines)

Logic Circuit of Mux




→ 8x1 multiplexer, 3 selection lines

8 → AND gates

\* Function table of 4x1 Mux

$S_1$	$S_0$	$y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

\* logic symbol



→ Function table of 8x1 Mux

EN	$S_2$	$S_1$	$S_0$	$y$
0	0	0	0	$D_0$
1	0	0	1	$D_1$
1	0	1	0	$D_2$
1	0	1	1	$D_3$
1	1	0	0	$D_4$
1	1	0	1	$D_5$
1	1	1	0	$D_6$
1	1	1	1	$D_7$
0	X	X	X	0

EN = 0 → output = 0

EN = 1 → output = 1

\* EN Active high

EN = 0 → output = 1

EN = 1 → output = 0

\* EN Active low


EN	$S_2$	$S_1$	$S_0$	add
1	X	X	X	0
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1

Sum of Product


$$* F(A, B, C) = \sum m(1, 3, 5, 6) \quad \begin{matrix} \text{لوجاريتم} \\ \text{المinterm} \end{matrix} \quad \begin{matrix} \text{القيم} \\ \text{المinterm} \end{matrix} \quad \begin{matrix} \text{لوجاريتم} \\ \text{F} \end{matrix}$$

Implement  $F$  using 8:1 multiplexer.

$$F(A, B, C) = \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC \rightarrow \begin{matrix} \text{truth} \\ \text{table} \end{matrix}$$



\* Implement the previous function using 4x1 mux.  
الخطوة 1:  $8 \times 1$  mux  $\rightarrow$  input  $\rightarrow$  selection  
الخطوة 2:  $4 \times 1$  mux  $\rightarrow$  input  $\rightarrow$  selection



الخطوة 3:  $4 \times 1$  mux  $\rightarrow$  input  
الخطوة 4:  $2 \times 1$  mux  $\rightarrow$  input

	$D_0$	$D_1$	$D_2$	$D_3$
$\bar{A}$	0	1	2	3
A	4	5	6	7

$$A \leftarrow A \text{ المدخل المختار}$$

$$\bar{A} \leftarrow \bar{A} \text{ المدخل غير المختار}$$

Selection  $\Leftarrow A, B$  (لبنانى) \*

	$\bar{C}$	C
$D_0$	0	1
$D_1$	2	3
$D_2$	4	5
$D_3$	6	7

ملاحظة  $F(A, B, C, D) = \dots$

using 8x1 multiplexer

$B, C, D \rightarrow$  selection lines

$A \Rightarrow$  المدخل المختار

function table multiplexor 1 cri

$74 \times 151 \rightarrow (8 \times 1 \text{ mux})$

\* Demultiplexer:-


1 line/input

0 0 0



$O_0$   
 $O_1$   
 $O_2$

$\square 2^n$


\* Logic Circuit of 1X4 Demux




\* Symbol



EN → Active high




\* Mux  $\rightarrow$  Multiple input, single output logic circuit.



Multiple input, multiple output logic circuit

ستخرج الماترسيف

Security



$ABC \rightarrow 0000 \ 0000$

:- Octal \*

-- 2 Octal 2 Seven Segment 2 Binary decoder  
Decoder

Selection lines comes also \*

④ Function table of Decoders (2:4 line decoder)  
(Active high Decoder).

A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Circuit of AND gate  $\oplus$   $\rightarrow$   
Diagram

Code word  
01  $\rightarrow$  0100  
10  $\rightarrow$  0010  
11  $\rightarrow$  0001

Active low  $\xrightarrow{\text{uses}}$  NAND gate in Circuit diagram.

\* octal Decoder  
3:8 line Decoder

(8 AND gate 2 line)

